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CTD-DIGIDATA LOGGER 
1. INTRODUCTION 
In recent years, the Neil Brown Conductivity, Temperature and 
Depth probe (CTD) has become increasingly used by a growing number of 
oceanographic disciplines, both as a stand alone instrument and as a 
package. Until this time, there were two ways in which the vast amount 
of data generated could be logged for subsequent processing. 
The prime logging/processing was usually handled by Shipborne 
Computing facilities. These would both store, average and calibrate 
data, and produce real time plots of the various parameters. However, 
due to logistic problems, or the use of the CTD system on very small 
ships, it was not always possible or desirable to have these computing 
facilities. A secondary system was then used whereby the raw 
frequency shift key modulated data (FSK) was recorded on a high 
quality audio tape recorder. This recorder was also used with 
computing facilities to provide a back up in the event of equipment 
failure. 
There were a number of drawbacks to this approach, firstly any 
data had to be replayed through the CTD deck unit in real time, 
secondly there was no time reference or header information. This made 
it difficult to align the data with any navigational information, and 
thus made interpretation of the data more difficult. 
Choice of system 
To overcome these problems, it was decided to produce a logging 
system that could store the data in a form that was both easily 
transportable over a range of computers, contain time information and 
allow verification of the data thus stored. 
The data rates, typically 15 data words/frame at 15 frames/ 
second, may not seem particularly high, but it has to be borne in mind 
that a CTD may be carried in a towed vehicle behind a ship for up to 
4. days or more at a time. This results in the need to store very 
large amounts of data. 
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The storage medium does not have to be small, but it must be 
compatible with both shipborne and other mainframe facilities at the 
Institute. To this end, it was decided to adopt nine track magnetic 
tape as a standard. 
This has a number of advantages, namely low cost, moderate 
capacity and is widely used. There are some disadvantages, however, 
these being relatively slow access speed compared with other media, 
such as hard discs. Large numbers of tapes, plus backup copies, also 
need to be stored. 
Method 
Having decided on magnetic tape as the storage medium, there are 
then a number of ways in which the data can be presented to the tape 
transport. The prime consideration is to avoid any loss of data 
during the write operation, thus it is necessary to buffer the 
incoming data. The chosen DIGIDATA system used is commercially 
available, and consists of a IK double buffered memory, driving the 
tape transport through a formatter and allowing data to be transferred 
to tape from one buffer, whilst writing to the second. 
The CTD data is transmitted up the sea cable in an 11 bit serial, 
FSK modulated format. This consists of two frequencies, i.e. two 
cycles of 6.6 kHz to represent a one, and one cycle of 3.3 kHz to 
represent a zero. This signal is then demodulated by the CTD deck 
unit, producing a standard 11 bit serial data stream, consisting of 
two start bits, eight data bits and one stop bit. The baud rate 
however is non-standard. The data words are eight bit binary, and are 
converted to Binary Coded Decimal (BCD) by the CTD deck unit for 
subsequent display in engineering units. 
This leaves us with a number of possible ways to manipulate the 
data. The first, and one of the more economical methods as far as 
efficient use of tape is concerned, is to store the data in its binary 
form. This however presents some problems for inputting time and 
header information into the data stream. A second option is to store 
the data in binary, but add the header information in ASCII code. The 
use of mixed coding does however complicate decoding of the tapes. 
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It was decided therefore to write data entirely in ASCII. This 
would use approximately 2.5 times more tape, but does provide an 
easily read format. Conversion of the BCD data supplied by the deck 
unit to ASCII is very easy, only three fixed bits need be added to the 
BCD, to give the corresponding ASCII code. The format finally chosen 
is as follows. 
Header 
This is comprised of eighty characters in total. The header 
consists of a real time clock of eight characters, in the form 
HH;MM;SS. This is followed by sixty four characters in a free field 
format, entered from a keyboard. A further eight characters are 
added, making the total up to eighty. For technical reasons, seven 
are placed before the time word and one after the free field. Eighty 
characters have been chosen to allow the total to be eventually read 
in groups of five. 
Data 
The data parameters presented by the deck unit require five ASCII 
characters to represent a maximum of 65535, this being the largest 
number output by any one channel of the CTD underwater unit. It can 
be seen that allowing both the header and data to be read in fixed 
group sizes without loss of registration is a distinct advantage in 
later processing. 
The number of data characters are fixed to allow the nearest 
whole number of data frames to be written. A typical data frame for a 
deep CTD would consist of seven words, viz:- Frame Sync, Pressure, 
Temperature, Conductivity, Transmittance, Oxygen Current and Oxygen 
Temperature. Thus a convenient choice of record length would be 990 
characters. This allows 80 for the header and 910 for data, this 
being divisible by 7*5, to give 26 whole data frames. The time word 
is updated with each new block and inserted into the header, this 
being the reason the header is written every record. 
In practice a number of CTDs are used, each with different frame 
size and construction. The record length can be changed easily by a 
set of switches in the hardware. 
Header display 
As the header is only eighty characters long, of which 64 can be 
input by the user, it was decided that for both economical and 
technical reasons, a full dedicated terminal was unnecessary. A 
visual record of the header is produced by the hardware, and displayed 
on a laboratory oscilloscope. This approach then satisfies the two 
requirements of providing header display and service equipment. This 
system is also used to display and verify data tapes. 
2. HARDWARE DESCRIPTION 
Introduction 
Figure 1 shows the block diagram and data flow of the interface. 
Characters are entered either via a keyboard, or as data read from 
previously recorded tapes. These characters are then stored in 
temporary shift registers. They are then passed to the X, Y, Z 
character generator for display on the oscilloscope. All sixty four 
characters of the temporary store are presented in turn to the 
character generator and the whole display kept refreshed by 
recirculating the store at around 50 Hz. 
Before the complete logging process is commenced, the header is 
typed in, transferred to a second or header/clock store, and the 
output from the real time clock added. This produces both the code 
for transfer to the data stream, and a visual output on a Liquid 
Crystal Display. 
The four bit BCD data from the CTD deck unit for each of the 
characters in a single parameter are passed to five shift registers, 
and the extra fixed characters needed to convert BCD to ASCII added at 
this stage. The transfer of data out of the shift registers does not 
commence until a strobe generated by the CTD Frame Sync word is 
present. Each subsequent CTD word is then passed to this unit, 
together with its appropriate strobe. Output of the final data stream 
is via a set of electronic switches. These switches allow the header 
to be first sent to the tape buffer, followed by the data. The timing 
of these processes is controlled by the record and header bit 
counters. 
3. DETAILED CIRCUIT DESCRIPTION 
3.1 Oscillator and strobe display 
The function of these circuits is to provide the two master 
clocks required by various parts of the interface, and to visually 
display the status of the data word strobes from the CTD deck unit. 
Both the 15 kHz and 200 kHz oscillator functions are realised by 
the use of two Phase-Locked Loop integrated circuits. These ICs are 
not in fact used in a phase-locked loop mode, but use is made of the 
Voltage Controlled Oscillator (VCO). Appropriate timing capacitors 
are connected between pins 6 and 7 of each IC, together with a 
potentiometer connected from pins 11 to ground. This controls the 
basic range of frequencies available. The voltage tapped off by a 
second potentiometer, connected from the positive power rail to 
ground, holds the VCO input voltage control pin 9 steady, and allows 
fine control of the output frequencies. The outputs from pins 4 of 
each VCO drive IC 9/14 and hex input non-inverting buffer, IC 9/9. 
The two clocks are then passed by IC 9/15 and IC 9/10 to other 
circuits. The remaining four buffers are used by other circuits. 
Twelve identical circuits are used to display the data word 
strobes, therefore only one will be described. Strobe pulses, when 
present on pins 3 and 11 of IC 1, cause the Q outputs of IC 1/1 and 
IC 1/13 to go high. The Q outputs are connected to their respective 
reset pins IC 1/4 and IC 1/10 by resistors. Capacitors are connected 
between the reset pins and ground. These control the time taken for 
the voltage on these pins to rise to a level sufficient to reset the 
Q outputs low again. The initial short strobe pulses are thus 
lengthened to drive Light Emitting Diodes via Transistors Tr 1 and 
Tr 2 to provide the visual display. IC 2 through to IC 5, together 
with the appropriate components, drive the remaining ten LEDs. 
3.2 Character-timebase generator 
This circuit performs two functions, viz:-
(a) Generation of the eight by six dot patterns, for the ASCII 
character set. 
(b) Provision of an X-Y timebase and Z, or intensity modulation, 
to drive an oscilloscope. 
Generally, throughout the following descriptions, any reference 
to integrated circuit connections is as follows, e.g. IC 1/3. This 
means that pin 3 on integrated circuit number one is being referred 
to. 
A gated 200 kHz square wave drives the clock pin 15 of binary 
counters IC 1 and IC 28. The Ql, Q2 and Q3 outputs of IC 28 drive 
three inputs of an eight bit digital to analogue (DAC) convertor via 
buffers. The gating of the clock is carried out by the Header Store 
to halt the clock and prevent further action of this circuit, whilst a 
new character is being entered from the keyboard. As the DAC is 
clocked, a ramp output is generated from pin 4, and drives an 
operational amplifier (Op-Amp). This ramp output provides the Y axis 
drive for the 'scope. The Q4 output of IC 28/2 passes to nor gate 
IC 17/5. The Master Reset is applied to IC 17/6. This output is 
inverted by IC 17/1-2 and applied to the reset pin 1 of IC 28, 
providing a divide by eight counter, and hence steps the Y generator 
up by the same number. 
IC 1 is a second binary counter. The Q4 output of IC 1/2 passes 
to nor gate IC 3/5. The master reset is also applied to IC 3/6. The 
output of IC 3/4 is inverted by nor gate IC 3/1-2. The output of 
IC 3/3 resets IC 1/1, setting the count of IC 1 to zero, thus 
providing a divide by eight count. The Q4 output of IC 1/2 also 
clocks IC 2 to produce a lengthened pulse from its Q output. As the 
Q output goes high, the voltage on the reset pin 4 rises more slowly 
due to the R/C time constant. The pulse length will be approximately 
0.6*R*C. 
IC 11 is a ROM, containing the dot patterns for the ASCII 
character set. When the appropriate code is applied to its input 
terminals 17 to 22 from the Header Store, the vertical lines of dots 
for the applied character are output from pins 3 to 9, as the address 
lines 14, 15 and 16 are strobed. Initially all the address lines are 
low, thus the left hand line of the character is output. The seven 
output lines 3 to 9 drive the least significant inputs of an eight bit 
parallel to serial shift register, IC 12. The Q output of IC 2/1 
clocks IC 5/3. The first half of this IC is connected in the same 
fashion as IC 2. The not Q output clocks the second half of IC 5. 
It can be seen that this combination will produce a pulse, whose 
length is controlled by the second half of the device, but is delayed 
by the pulse length of the first. This delay circuit is used 
extensively throughout all of the circuits in the system and will be 
known as a delay FF. The delayed Q output of IC 5/13 is applied to 
nor gate IC 3/12. A pulse from the Header Store is applied to 
IC 3/13. The output of IC 3/10 is applied to the parallel shift pin 9 
of IC 12. This parallel shifts the first row of dots generated by 
IC 11 into IC 12. The alternative shift pulse from the Header Store 
on IC 3/13 only occurs when a new character has been entered from the 
keyboard. 
The 200 kHz clock drives delay FF IC 4. The Q output of IC 4/13 
clocks the dot pattern serially out of IC 12/3. This serial output 
drives an Op-Amp to provide the intensity modulation for the 'scope. 
The most significant bit, pin 1 of the shift register, is set high by 
the Q output of IC 2/13, when IC 2/11 is clocked by a pulse from the 
Header Store. As characters are entered from the keyboard, a counter 
which is initially set to 54 is decremented and compared with a second 
counter, which is incremented as data in the Header Store is 
recirculated. This produces a row of dots above the character being 
displayed, and forms a cursor to give a visual indication of the 
character position in the store, that can be altered by the next key 
press. 
The eighth pulse from IC 1 via IC 2/1 also clocks binary counter 
IC 9. The Q1, Q2 and Q3 outputs of IC 9 drive the address lines of 
IC 11 via buffers. The Q3 and Q2 outputs are applied to nand gate 
IC 8/5 and IC 8/6. The output of IC 8/4 is inverted by IC 8/1-2. 
This output is then applied to nor gate IC 7/2. This output is then 
applied to nor gate IC 7/2. The master reset is also applied to 
IC 7/1. The output of IC 7/3 is inverted by nor gates IC 7/5-6 
connected in parallel with IC 7/12-13. The parallel output pulse from 
IC 7/4 and IC 7/11 resets IC 9/1 to a zero count, and IC 2/10. The 
Q output of IC 2/13 goes low, turning off the cursor. Delay FF IC 5 
is also clocked. 
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The not Q output of IC 6/12 passes to the Header Store to tell it 
that the new character has been displayed. This occurs after six 
pulses. The master reset pressed after power-up sets the Q output of 
IC 16/1 low. The not Q output of IC 16/2 drives the D input of 
IC 16/5 and is also sent to an input of the Op-Amp, driving the Y axis 
and biasing the first line of characters that will be produced towards 
the top half of the 'scope screen. Thus it can be seen that after 
each group of eight pulses, the next line of dots will be produced by 
IC 11 and parallel shifted via IC 5. At the same time, IC 2 clocks 
the first of a pair of binary dividers, IC 22 and IC 25. The outputs 
of the dividers drive a DAC to produce the ramp for the X axis drive 
via an Op-Amp. The Q3 and Q4 outputs of the second counter, IC 22, 
are applied to nand gate IC 15/12-13. The output of IC 15/11 is 
inverted by nand gate IC 15/8-9. 
The output of IC 15/10 is applied to nor gate IC 17/9. IC 17/8 
is driven by the master reset. The output of IC 17/10 is inverted by 
nor gate IC 17/12-13. The output of IC 17/12 resets both IC 22 and 
IC 25 to zero count. IC 16/3 is also clocked by IC 15/10. This will 
occur on the 192nd pulse. As the D input of IC 16/5 is high the 
Q output of IC 16/1 will be clocked high. Both the D input of IC 16/5 
and not Q IC 16/2 will go low. This action results in the X axis 
being returned to the left hand side of the 'scope screen as IC 22 and 
IC 25 are reset, and the second line of characters being shifted 
towards the lower half of the 'scope screen due to not Q of IC 16/2 
biasing the Y axis Op-Amp. This process then continues until the next 
32 characters have been displayed when the counts of IC 22 and IC 25 
become zero again. Once again the Q3 and Q4 outputs of counter IC 22 
go high, and clock IC 16/3 via nand gates IC 15/12, IC 15/13 and 
IC 15/10. As the D input of IC 16/2 is low, the Q output of IC 16/1 
goes low. Both the not Q output of IC 16/2 and the D input of IC 16/5 
now go high, returning to the top half of the 'scope screen. As the 
total of 64 characters, counted by IC 25 and IC 22 in two groups of 
32, is the same as the 64 stage shift registers on the header store, 
the display will remain static and synchronised, whilst being 
constantly refreshed as the whole cycle repeats itself. 
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3.3 Keyboard/Replay 
The keyboard used is a commercially available unit manufactured 
by C.P. Clare. The coded character outputs from the keyboard are 
provided by open collector driver ICs. Each input connected to the 
keyboard is pulled up by a 4k7 resistor to provide the collector load 
for the driver outputs. IC 1/lC 2 are quad and-or select gates, and 
switch either output from the keyboard, or characters read from the 
Digidata buffer, via inverting buffers IC 5. The inversion is 
performed, as the Digidata uses negative logic. 
The Read/Write switch SW 3 is a two way four pole switch used to 
set up various functions. In the Read position, one pair of poles 
connects either a low frequency square wave oscillator, or the strobe 
output from the keyboard to a Darlington pair formed by transistors, 
Tr 1/Tr 2. This output is passed to the Read A Character (RAC) input 
of the Digidata buffer. 
A second pair of poles is connected to ground, and sets the 
Digidata buffer Read/Write input to read. The third pair of switches 
IC 1/lC 2 select characters from the Digidata buffer. The fourth 
connects Tr 1/Tr 2 to the keyboard strobe. 
The oscillator is formed by IC 1 1/2, CI, C2, VR 1 and VR 2, and 
provides either a 10 or 1 Hz square wave, depending on the position of 
the 10/1 characters/sec switch SW 1. A third switch, SW 2, selects 
either the oscillator or the keyboard strobe. In the keyboard 
position, single step mode is achieved. 
The Break key on the keyboard is brought out to drive the delay 
FF IC 4 and provide a pulse, eventually used to backspace characters 
written on the 'scope. In the Write position, SW 3 grounds the base 
of Tr 1, switching off Tr 2. IC 1/IC 2 are switched to keyboard 
input. The Digidata Read/Write input is put in the write mode, and 
the keyboard strobe is connected to the Header/Clock store board 5. 
3.4 Header store 
This circuit performs the function of a temporary store for the 
64 character header. The stored header is also passed to the 
character generator circuit for display. This header is then 
eventually transferred to the header/clock store, where it is included 
in the CTD data stream written to magnetic tape. 
The first thing to consider is the effect of any power-up resets. 
The Q outputs of IC 19/1, IC 19/13, IC 18/1 and IC 25/1 are set to a 
low state by capacitors connected between the positive rail and their 
reset pins. Resistors from resets to ground provide a discharge path 
and control the time constant of the reset function. 
All other flip-flops or delay FFs will be automatically reset if 
any Q output goes high on power-up. Resistors connected between the 
Q outputs and their reset pins will ensure this, and capacitors from 
resets to ground will again control the time constants. 
After power-up, the two Master reset switches would normally be 
pressed, resetting binary counters IC 10 and IC 11 to a count of 64, 
due to the jam inputs being held high initially. Binary counters 
IC 12 and IC 13 will be reset to a zero state. 
The following describes how characters entered from the keyboard 
are stored. 
The state of the 64 stage shift registers IC 1 to IC 7 is 
initially indeterminate. This means that random ASCII characters will 
be held in the store to be overwritten later. After each complete 
character is drawn on the 'scope, a pulse from IC 10 on the character 
generator clocks pins 2 of IC 1 to IC 7 of the header store. This 
clocks characters through the shift registers. The Q output pin 6 of 
each shift register is connected to two and-or select gates IC 8 and 
IC 9. The kb select pins 14 of these two ICs are held low by the 
Q output of IC 18/1. The ka select pins 9 of IC 8 and IC 9 are held 
high due to the inverting action of IC 14/1-2. In this condition, 
characters from the shift registers will be switched through IC 8 and 
IC 9, and presented on the input pins 15 of the shift registers. This 
will continually recirculate the stored characters, providing a 
synchronised display. 
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The clock pulse to the shift registers also increments the count 
of IC 12 and IC 13. After 64 counts the Q3 output of IC 13/14 goes 
high. This pulse is nor-gated with the master reset by IC 26/1. The 
output of IC 26/4 is inverted by nor gate IC 26/8-9 and fed back to 
the reset pins 1 of IC 12 and IC 13, setting the count to zero again. 
The first key press applies the key strobe to IC 25/1. The 
Q output of IC 25/1 goes high, enabling the nand gate IC 14/5. On a 
count of 64 from IC 13/14, delay FF IC 23 is clocked. The Q output of 
IC 23/13 is applied to the now enabled nand gate, IC 14/6, and the 
count of IC 12 and IC 13 reset to zero via nor gates IC 26/6 and 
IC 26/10. The output of IC 14/4 is inverted by IC 14/1-2 and clocks 
IC 18/11, IC 19/11 and IC 25/3. This sets the Q output of IC 19/13 
high. The not Q output of IC 18/12 clocks IC 17/3. The Q output of 
IC 17/1 then resets IC 19/4, and IC 19/1 goes low again. 
The Q output of IC 19/13 enables nand gate IC 14/8. Due to 
IC 25/5 going high, the Q output of IC 25/13 is applied to nor gate 
IC 20/5. The output of IC 20/4 clocks IC 10/15 and decrements its 
count to 63. The least significant six Q outputs of IC 10 and IC 11 
are compared with those of IC 12 and IC 13 by two quad exclusive-or 
gates, IC 28 and IC 29. When IC 12 and IC 13 reach a count of 63, all 
the Q outputs of the two sets of counters will be high. The six 
outputs of IC 28 and IC 29 will then go high. These are gated by a 
dual quad input nand gate, IC 30. The outputs of these two gates are 
inverted by nor gates IC 27/5-6 and IC 27/8-9. The two outputs pass 
to nand gate IC 21/1 and IC 21/2. The output of IC 21/3 is inverted 
by nor gate IC 27/12-13. 
The output of IC 27/11 clocks delay FF IC 22 and also passes to 
the character generator, IC 2/11. The Q output of IC 2/13 goes high, 
and sets the most significant bit, pin 1 of IC 12 high. This starts 
the row of dots at the top of a displayed character, forming the 
cursor. The Q output of delay FF IC 22 passes to nand gate IC 14/9, 
already enabled by IC 19/13 going high. The output of IC 14/10 is 
inverted by nand gate IC 14/12-13. The output of IC 14/11 clocks 
IC 17/11 and IC 18/3. The Q output of IC 18/1 goes high. The not Q 
output of IC 17/12 clocks IC 16/3. The Q output of'IC 16/1 resets 
IC 19/10 and the Q output of IC 19/13 now goes low. IC 25/4 is also 
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reset. 
With the Q output of IC 18/1 going high, IC 16/11 goes high. The 
kb select pins 14 of IC 8 and IC 9 also go high. The ka select pins 9 
of IC 8 and IC 9 go low due to the inverting action of nor gate 
IC 20/8-9. The data output from the and-or select gates IC 8 and IC 9 
are now switched from the Q outputs of the 54 stage shift registers to 
the character being presented by the keyboard. 
The not Q output of IC 16/12 is pulsed low by IC 18/1 going high. 
Nand gate IC 21/6 disables the 200 kHz clock on IC 21/5. This clock 
output on IC 21/4 is inverted by IC 21/12-13 and drives the character 
generator circuit. Disabling this clock prevents any further output 
from being displayed on the 'scope. With IC 18/1 going high, delay FF 
IC 15 is clocked. The Q output of IC 15/13 passes to the character 
generator IC 12/9 to parallel shift the first dot row of the new 
character into IC 12 for subsequent display. The 200 kHz clock to the 
character generator is only disabled long enough to allow this 
parallel shift to take place. 
The character generator now resumes its operation. As soon as 
the new character has been completed, IC 10 of the character generator 
is pulsed. This pulse passes to the clock pins 2 of the 64 stage 
shift register, and resets the Q output of IC 2 to turn off the 
cursor. As the new character data are still present on the data 
inputs 15 of IC 1 to IC 7, this new character is placed in the shift 
register, and the count of IC 12 and IC 13 is incremented by one. The 
pulse strobing IC 10 of the character generator also clocks delay FF 
IC 6 on that circuit. The Q output of this delay FF IC 6/12 passes to 
the header store and resets IC 18/4, to set the Q output of IC 18/1 
low. The kb select pins 14 of IC 8 and IC 9 now go low, with the ka 
select pins 9 of IC 8 and IC 9 going high. The recirculating mode of 
the shift registers is now resumed. 
The operation of recirculating data and inserting new characters 
is now clear. To recap, initially the count of IC 10 and IC 11 is 64. 
The count of IC 12 and IC 13 is zero. The last, or rightmost 
character of the display, is present on the Q outputs of the shift 
registers. On a key press, the count of IC 10 and IC 11 is 
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decremented by one. When the next 63 characters have been 
recirculated, the first, or leftmost character of the display is 
present at the input pins of the shift registers. 
Data is now switched by IC 8 and IC 9 to the keyboard character. 
As both groups of counters are at 63, the operation of halting the 
character generator, clocking the new character into the shift 
registers and resetting the rest of the circuit is then performed. 
The count of IC 10 and IC 11 is also decremented to 62, ready for the 
next character. On the count of IC 10 and IC 11 reaching zero, the Q3 
output of IC 11/14 goes high and resets IC 10 and IC 11 via nor gates 
IC 26/1 and IC 26/12-13 to a count of 64 as the jam inputs are held 
high. 
The only other function to be performed is to allow the cursor to 
be backspaced, for correction or insertion of new characters anywhere 
in the shift registers. When the backspace key is pressed, delay FF 
IC 24 is clocked. The up/down pins 10 of IC 10 and IC 11 now go high, 
placing them in the count up mode. The output of nor gate IC 20/11 
also goes low. This in turn causes the jam inputs of IC 10 and IC 11 
to go low, allowing the counter to perform the proper up count. 
The Q output of the delay FF IC 24/13 passes to nor gate IC 20/5. 
The output of IC 20/4 clocks IC 10 and IC 11, incrementing their count 
by one. Depending upon the number of backspace pulses, the count of 
IC 10 and IC 11 can be incremented anywhere up to 64, thus controlling 
the point where the shift registers halt, and characters are inserted. 
3.5 CTD data store 
The function of this circuit is to transfer the four bit BCD code 
for each of the five digits of a CTD data word, modify the code to 
ASCII and present this code, one character at a time, to the header/ 
clock store. 
Initially after power-up, the master reset pulse is applied to 
nor gate IC 21/2. The output of IC 21/3 is inverted by nor gate 
IC 21/5-6. The output of IC 21/4 is then applied to the reset pin 1 
of binary counter IC 22. The master reset is also applied to nor gate 
IC 21/9. The output of IC 21/10 is inverted by nor gate IC 21/12-13. 
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The output of IC 21/11 is then applied to the reset pin 15 of decade 
counter IC 20. IC 16/3 is also clocked and the Q output of IC 16/1 
passes to the record/header counter circuit. This pulse can in fact 
be ignored during this initial reset period. 
The Q output of IC 17/1 is set low by a power-up reset network on 
the reset pin 4 of IC 17, or when the record/header has clocked both 
header and data out. The not Q output of IC 17/2 goes high, and is 
applied to a pair of paralleled inputs of a dual quad nor gate IC 11. 
The output of this gate is thus held low and inverted by nand gate 
IC 15/8-9. The output of IC 15/10 thus remains high and holds the 
reset of IC 16/10 high. The Q output of IC 16/1 is applied to nand 
gate IC 15/5. Any input from the 15 kHz clock on IC 15/6 will thus be 
disabled, and hence the five serial shift registers IC 1 to IC 5 
cannot be clocked. All of the data word strobes are applied to nand 
gate invertors IC 6 to IC 8. The subsequent outputs are then applied 
to or gates IC 9 to IC 10. Nor gate IC 12 further gates the outputs 
of IC 10/3, IC 10/4, IC 12/4 and IC 12/3. The outputs of or gates 
IC 9/3, IC 9/4, IC 9/10 and IC 12/11 are gated by the other half of 
the-dual quad input nor gate, IC 11. 
The output of IC 11/1 is then inverted by nand gate IC 18/12-13. 
The output of IC 18/11 then clocks IC 17/11. The Q output of IC 17/13 
is applied to the parallel shift pins 9 of the serial shift registers, 
IC 1 to IC 5. This pulse is also delayed by Rl5 and C3 and clocks 
IC 16/11. However, due to the reset pin of IC 16/10 still being held 
high, no output can occur from IC 16/13. 
The Frame Sync strobe applied to nand gate IC 18/5 will only set 
the circuit in action when IC 18/6 goes high. When data is finally 
transferred from the header/clock store to magnetic tape, the header 
is written first under control of the record/header counters. During 
this period, IC 18/6 is low. On complete transfer of the header, 
IC 18/6 goes high and the next frame sync pulse is enabled. The 
output of IC 18/4 is then inverted by nand gate IC 18/1-2. The output 
of IC 18/3 clocks IC 17/3. The not Q output of IC 17/2 goes low. 
This output is applied to nand gate IC 11. The output of IC 11/13 now 
goes high. 
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Nand gate IC 15/8-9 inverts this pulse and IC 15/10 goes low. 
This level is applied to the reset of IC 16/10. The frame sync pulse 
is also applied to the second half of IC 11. This frame sync pulse 
from IC 11/1 is inverted by nand gate IC 18/12-13. The output of 
IC 18/11 clocks IC 17/11. The Q output of IC 17/13 Is applied to the 
parallel shift pins 9 of serial shift registers IC 1 to IC 5, loading 
the frame sync word. The Q output of IC 17/13 is delayed by R15 and 
C3 before clocking IC 16/11. The Q output of IC 16/13 now goes high 
and enables nand gate IC 15/5. The four bit code for each of the 
digits of the frame sync have now been shifted into IC 1 to IC 5, 
loading the least significant four bits of each shift register. The 
most significant four bits of each shift register are held permanently 
high. Thus each register contains an eight code, which is now in 
ASCII format. The 15 kHz clock on nand gate IC 15/6 now appears on 
IC 15/4. This clock is now inverted by nand gate IC 15/1-2. At the 
same time, delay FF IC 14/3 is clocked, together with binary counter 
IC 22/15. The Q output of delay FF IC 14/13 clocks the shift 
registers. The data is now serially shifted through each resistor and 
out through pin 3 of IC 5. 
This output is applied to the serial input pin 7 of serial to 
parallel shift register IC 13. The rising edge of the not Q output of 
IC 14/12 clocks the serial data into IC 13. After eight pulses, the 
first of the five eight bit characters has been shifted into IC 13. 
The Q2 output of binary counter IC 22 now goes high. This output is 
applied to nor gate IC 21/1. The output of IC 21/3 is inverted by nor 
gate IC 21/5-6. The output of IC 21/4 resets IC 22/1 to zero count 
and passes to decade counter IC 20/14, incrementing its count by one. 
IC 16/3 is also clocked. The Q output of IC 16/1 passes to the 
record/header bit counters where a track of the number of these clock 
pulses is kept. During this period, and-or select gates, IC 2 and 
IC 4 of the header/clock store allow data now present on the eight 
parallel outputs of IC 13 of the CTD data store to be passed to the 
magnetic tape. The next eight bits are now serially shifted into 
IC 13 and the count of IC 20 incremented, together with a further 
clock pulse to the header/clock store. When the count of IC 20 
reaches five, the output from pin 1 of IC 20 is applied to nor gate 
IC 19/13. The output of IC 19/11 is applied to nor gate IC 19/9. The 
output of IC 19/10 is now applied to nor gate IC 21/8, whose output 
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IC 21/10 is inverted by nor gate IC 21/12-13. This output from 
IC 21/11 now resets counter IC 20 to zero. After five counts of 
IC 20, all five eight bit characters will have been shifted in turn 
through IC 13 and written to tape. With each pulse from IC 20/1, a 
pulse is passed via C7 to IC 11. The output on IC 11/13 inverted by 
IC 15/8-9 resets IC 16/10, setting the Q output of ic 16/13 low until 
the next strobe pulse from IC 11/1 via IC 18/12-13 and IC 17/13. This 
ensures that data is only shifted through IC 1 to IC 5, after the next 
strobe has indicated that data from the CTD deck unit is valid. This 
whole process is repeated until a number of data words set by the 
record/header counters is reached. IC 18/6 then goes low, disabling 
further transfer of data until the new header with an updated time is 
written to tape. 
3.6 Record/header counters 
The function of this circuit is to control the header shift 
clock, data character clock and to provide the correct record format 
written to magnetic tape. The length of record required depends upon 
the number of words in one CTD data frame. This is controlled in such 
a way as to ensure that a whole number of frames form each record. 
On power-up, the Q output of IC 13/1 is set low. The master 
reset is applied to nor gates IC 10/2, IC 1/12 and IC 1/2. The 
outputs of IC 10/3, IC 1/11 and IC 1/3 are inverted by nor gates 
IC 10/5-6, IC 1/8-9 and IC 1/5-6 respectively. The outputs of 
IC 10/4, IC 1/10 and IC 1/4 set IC 3 Q output low, resets decade 
counter IC 14 to zero count, and resets IC 7, IC 6 and IC 5 to a count 
depending upon the status of each jam input. 
The Q output of IC 3 sets the kb select pin 14 of quad and-or 
select gate IC 4 low, and the ka select pin 9 high, via the not Q 
output of IC 3. IC 4/9 going high, clocks IC 16/3. The Q output of 
IC 16/1 sends an Inter Record Gap pulse to the tape controller via 
transistors Tr 9 and Tr 10. At this stage the tape transport will be 
off-line, so this pulse will be ignored. 
Before the circuit is set in action, the header will have been 
typed in and transferred to the header/clock store by the Load Header 
sequence. 
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Operating the Run/Halt switch now grounds the reset pin 4 of 
IC 13 and clocks IC 13/3 high. The Q output IC 13/1 goes high and the 
not Q output IC 13/2 goes low. Nand gate IC 15/12 is enabled by 
IC 13/1. The low Q output of IC 13/2 disables nand gate IC 12/2, thus 
preventing any Write End of File pulses. The status of the ka and kb 
select pins of IC 4 is switched from the data character clock on 
IC 4/1 to the header shift clock on IC 4/15. 
As nand gate IC 15/12 is enabled, the 15 kHz header shift clock 
on IC 15/13 appears on output IC 15/11. The clock is then inverted by 
nand gate IC 15/8-9. The output of IC 15/10 is then applied to 
IC 4/1, the clock input of decade counter IC 14/14. The header clock 
is switched through IC 4/13, to the first stage of the binary counter 
formed by IC 7, IC 6 and IC 5. IC 16/11 is also clocked, and the 
Q output of IC 16/13 applied to the Darlington transistor pair, Tr 7 
and Tr 8. The collector of Tr 8 drives the Record clock of the tape 
buffer, thus loading characters from the header/clock store to this 
buffer. At the same time, the clock output of IC 4/13 is also applied 
to nand gate IC 15/5. IC 15/6 is enabled by the high level of IC 4/9. 
The clock output of IC 15/4 is inverted by nand gate IC 15/1-2. The 
output of IC 15/3 passes to IC 30 of the header/clock store and then 
on to the 64 stage shift registers IC 21 to IC 27, the eight bit 
serial shift registers IC 14 to IC 20 and IC 7 to IC 13 to clock the 
header out. 
After ten clock pulses, the carry out of counter IC 14/12 goes 
high and clocks the second counter IC 8/14. The '0' output of IC 8/3 
goes low. This process repeats itself until the '8' output of IC 8/9 
goes high. This occurs after a total count of eighty. The output of 
IC 8/9 is gated through a series of nor gates comprised of IC 9 and 
IC 10 to the reset pin 15 of IC 8, setting its count to zero. On IC 8 
being reset, the '0' output of IC 8/3 goes high. This output is 
applied to the clock input of IC 3/3. The Q output IC 3/1 goes high 
and the not Q output IC 3/2 low. The status of the ka and kb select 
pins of IC 4 now reverses. Nand gate IC 15/6 also goes low. The 
clock on IC 15/5 is now disabled, preventing any further clock pulses 
passing to the header/clock store. The Q output of IC 3/1 also passes 
to the CTD data store ic 18/6. This enables IC 18/5 and allows the 
Frame Sync strobe to start the process of loading and shifting the CTD 
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data. The Q and not Q outputs of IC 3 also drive Darlington 
transistor pairs Tr 4, Tr 3 and Tr 2, Tr 1. Tr 3 and Tr 1 drive LEDs 
to provide a visual indication of the header and data cycles. The 
Q output of IC 3/1 is also applied to nor gate IC 1/13. The output of 
IC 1/11 is thus held low. This output is then inverted by nor gate 
IC 1/8-9. The output of IC 1/10 is thus held high and holds the first 
counter IC 14/15 in a reset state, preventing any further count. 
The data character clock on pin 1 of IC 4 is now selected by that 
status of the ka and kb lines. The counters IC 7, IC 6 and IC 4 
continue to count these data clock pulses and clock the tape buffer. 
When the Q3 output of IC 4 goes high, depending upon the status of 
IC 7, IC 6 and IC 5 jam lines, delay FF IC 2 is clocked. The delayed 
Q output of IC 2/13 is applied to nor gate IC 10/1. The output of 
IC 10/3 is inverted by nor gate IC 10/5-7. The output of IC 10/4 now 
resets IC 3/4, Q output IC 3/1 goes low and not Q output IC 3/2 high. 
This pulse also passes to IC 17/4 of the CTD data store, setting its 
not Q output IC 17/2 high. This subsequently prevents further data 
characters being clocked out. 
The Q3 output of counter IC 5 is also applied to the nor gate 
IC 1/1. The output of IC 1/3 is inverted by nor gate IC 1/5-6. The 
output of IC 1/4 now resets counters IC 7, IC 6 and IC 5 to their 
preset counts. As the not Q output of IC 3/2 goes high, after both 
the header and required amount of data has been clocked, nand gate 
IC 12/1 goes high. IC 12/2 is disabled by the not Q output of IC 13 
being low. However, if the Run/Halt switch is returned to halt, then 
IC 13/4 would be pulsed high as capacitor C8 charges up the Q output 
IC 13/1 goes low and not Q output IC 13/2 high. Nand gate IC 12/2 
will then be enabled, and at the end of the header-data sequence, 
IC 12/3 will go low and is inverted by nand gate IC 12/5-6. 
The output of IC 12/4 then clocks delay FF IC 11. The Q output 
of IC 11/13 then pulses the Write End of File line of the tape buffer, 
via Darlington transistor pair Tr 6 and Tr 5. As IC 4/9 goes high at 
the end of the header-data sequence, IC 16/3 is clocked. The Q output 
of IC 16/1 then drives the Inter Record Gap line of the tape buffer, 
via Darlington transistor pair Tr 9 and Tr 10. This IRG pulse causes 
the second tape buffer to be selected. The first buffer is then 
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dumped to magnetic tape. If the Run/Halt switch remains in the run 
position, then the sequence of header-data output will continue. 
3.7 Header/clock store 
The function of this circuit is to store the 64 character header 
initially typed into the header store. Information from the real time 
clock, plus eight pad characters, are added, bringing the overall 
header to eighty characters. Switching of characters between header 
and CTD data, for transfer to the tape buffer, is also accomplished by 
this circuit. 
The only power-up reset performed on this circuit is by the 
capacitor/resistor network on IC 33/5. The output of IC 33/4 is 
inverted by IC 33/12-13 to reset IC 28/4 IC 29/4. The Q output of 
IC 28/1 goes low and the not Q output IC 28/2, D input IC 28/5 and 
clock input IC 28/11 go high. The Q output of IC 29/1 goes low and 
the not Q output IC 29/2 high. The ka select pin 9 of and-or select 
gate IC 30 is set low by IC 28/1 and kb select pin 14 set high. 
The clock on paralleled pins 1, 3, 5 and 7 of IC 30 is thus 
enabled. This clock comes from the record/header counter when the 
write header mode is in operation, and comprises eighty pulses. 
However, this clock will not start until the record/header counter is 
set in the run mode. 
When the load header switch is operated, nand gate IC 32/2 is 
enabled. The circuit now waits until the header store completes a 
cycle. A pulse from IC 23/13 of the header store signifies this 
condition and is applied to IC 32/1. The output of IC 32/3 is 
inverted by nand gate IC 32/5-5. The output of IC 3 2/4 is then 
applied to nand gate IC 32/9. This gate is enabled by the high level 
of IC 29/2. The output of IC 32/10 is inverted by nand gate 
IC 32/12-13. The output of IC 32/11 now clocks IC 28/2. The Q output 
of IC 28/1 goes high and the not Q output IC 28/2 low. The state of 
the ka and kb select pins of IC 30 now reverses, and allows the clock 
from IC 10 of the character generator to pass. This clock occurs as 
each character is shifted through the header store and displayed on 
the 'scope. These clock pulses are applied to the 64 stage shift 
registers, IC 21 to IC 27 and to eight bit shift registers, IC 14 to 
IC 20 and IC 7 to IC 13. 
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The mode control pins 10 of IC 21 to IC 27 are held high by 
IC 28/2. This places these registers in the load mode. The data 
input pins 15 of IC 21 to IC 27 are fed in parallel with the data 
input pins 15 of the header shift registers. Thus with each clock 
pulse, as the header is recirculated, the registers ic 21 to IC 26 are 
loaded with this header. On the last or 64th character, nand gate 
IC 32/1 is again pulsed and IC 28/3 clocked via the other nand gates 
of IC 32, as before. 
The Q output of IC 18/1 goes low and the not Q output IC 18/2 
high again. This once again reverses the ka and kb select levels. 
IC 28/11 is clocked by IC 28/2 going high. The rising edge of the not 
Q output pulse of IC 28/12 clocks IC 29/11. The Q output of IC 29/13 
now clocks IC 29/3. The Q output of IC 29/1 goes high, and turns on 
an LED via Darlington transistor pair Tr 2 and Tr 1, to show that the 
header has been loaded. The not Q output of IC 29/2 goes low and 
disables nand gate IC 32/8, thus preventing any further load header 
start pulses. The Q output of IC 29/13 being pulsed applies a set 
pulse to delay FFs IC 31/6 and IC 6/6. The Q output of IC 31/13 is 
applied to the parallel shift pins 9 of IC 7 to IC 13. This clocks 
eight null or pad characters into these ICs. The Q output of delay FF 
IC 6/13 parallel shifts the eight word time information into registers 
IC 14 to IC 20. On the record/header circuit being placed in the Run 
mode, the eighty pulse header shift clock is switched by IC 30 to all 
the registers, due to kb being high. The mode pins 10 of IC 21 to 
IC 27 are also now high, placing these registers in the recirculate 
mode. 
The data outputs of registers IC 21 to IC 27 are applied to the 
serial input pins 11 of IC 14 to IC 20. The serial output pins 3 of 
IC 14 to IC 20 are applied in turn to the serial input pins 11 of IC 7 
to IC 13. The serial output pins 3 of IC 7 to IC 13 are then applied 
to and-or select gates, IC 2 and IC 4. These outputs are also fed 
back to the recirculate data pins of the 64 stage shift registers. 
The kb select pin 14 of IC 2 and IC 4 is held low by the Frame 
Sync enable from IC 3/1 of the record/header circuit being low. The 
kb select is inverted by the output of nand gate IC 5/12-13, to drive 
the ka select. Thus the outputs of registers IC 7 to IC 13 are 
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switched through IC 2 and IC 4 to inverting buffers and thence to the 
tape buffer. At the end of eighty shift clock pulses, the Frame Sync 
enable level from the record header counter goes high. This then 
reverses the state of the ka and kb lines, and output from the CTD 
data store is now switched through IC 2 and IC 4. CTD data is now 
output to tape buffer. A one second pulse from the real time clock is 
applied to nand gate IC 5/2. IC 5/2 is enabled by the Frame Sync 
enable level. The output of IC 5/3 is inverted by nand gate IC 5/8-9. 
The output of IC 5/10 clocks delay FF IC 6. The Q output of IC 6/13 
parallel shifts the real time clock during this period. This ensures 
that the time can only be loaded, either at the end of the initial 
load header sequence, or during the write data period. This prevents 
any corruption of the header when it is being written, due to parallel 
shifting data in, as the registers are being serially shifted out. 
The process of switching between header and data now continues until 
the record/header circuit is halted. 
Placing the load header switch in the off position connects nor 
gate IC 33/1-2 to ground. IC 33/3 goes high and drives nor gate 
IC 33/6 through capacitor 0.1. The output of IC 33/4 is inverted by 
nor gate IC 33/12-13. The output of IC 33/11 now resets IC 28 and 
IC 29. The circuit is now in its initial state and a new header may 
be loaded, as previously described. 
3.8 Real time clock 
The function of this circuit is to provide time data for the 
header/clock store, together with a visual display. Although there 
are many integrated clock circuits commercially available, output of 
the actual BCD data for each of the digits is not normally provided. 
It was decided therefore to construct a purpose-built circuit, which 
although having a high component count, is in fact quite simple. 
The oscillator used is a standard crystal controlled type, formed 
around an inverting gate, in this case either a nor or nand gate is 
used. The crystal used is a 32,768 Hz AT cut type. Resistors R2, R3 
and R4, together with capacitors CI and C2, serve to tune the 
oscillator to a precise frequency. The output of the oscillator nor 
gate IC 8 is buffered by the remaining nor gates of IC 8. 
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IC 9, IC 10 and IC 12 are three binary/decade up/down counters. 
The binary count up mode is selected. Each of these counters divides 
by 16, to give an overall count of 4096. The carry out of IC 12 
clocks a fourth binary counter IC 11 and the Q3 output is taken. This 
divides by a further eight, bringing the total to 32768, thus 
providing a one second pulse output. 
The first thing to consider is how the clock is initially set up. 
The seconds, minutes and hours reset switches are placed in the reset 
position. The high level on the reset s'econds switch is applied 
directly to IC 13/15, resetting its count to zero. Nor gate IC 3/1 
goes high and its output IC 3/3 low. This is inverted by nor gate 
IC 3/5-6, and the high output of IC 3/4 applied to IC 14/1, resetting 
the tens of seconds counter to zero. 
Similarly, the minutes counter IC 15/1 is reset directly by the 
minutes reset switch. The high level on this switch is applied to nor 
gate IC 5/13. The output of IC 5/11 is inverted by nor gate IC 5/8-9, 
and the high level of IC 5/10 applied to IC 16/1, resetting the tens 
of minutes counter to zero. The high level on the hours reset switch 
is applied to nor gate IC 1/2. The output of IC 1/3 goes low and is 
inverted by nor gate IC 1/12-13, whose output IC 1/11 now goes high. 
This output is applied to both IC 17/1 and IC 18/1, resetting both the 
hours and tens of hours to zero. The minutes and hours reset switches 
can now be returned to their off positions, leaving the seconds switch 
in the reset position. 
Having completed the reset operation, the next step is to load a 
preset time into the hours and minutes counters. The time chosen will 
be in advance of when the clock is required to start from. 
Placing the minutes update switch in the update position applies 
a high level to nor gate IC 2/5 and a low on IC 2/1. The output of 
IC 2/3 goes high and feeds back to IC 2/6. The output of IC 2/4 goes 
low, together with IC 2/2. The lov/ output of IC 2/4 is also applied 
to IC 2/12. With the one second clock now passing to IC 15/15, the 
minutes count updates every second. On a count of ten, IC 15 returns 
to its zero count and the carry out of IC 15/7 clocks the tens of 
minutes counter. This process will continue until the chosen time is 
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reached, when the update switch will be turned off. This sets IC 2/5 
low and IC 2/1 high. IC 2/3 goes low along with IC 2/6. IC 2/4, 
IC 2/2 and IC 2/12 go high. The output of IC 2/11 now remains low, 
and the one second clock is disabled. 
The hours update switch, IC 6 and IC 1/9, is connected in exactly 
the same way, thus allowing the one second clock through IC 6/13 to 
update the hour counters IC 17 and IC 18. When the required count has 
been set, all that remains to do is to switch the seconds reset off at 
the appropriate time to start the clock. 
The one second clock is now applied to IC 13/15. This resets to 
zero after a count of ten, when its carry out IC 15/7 goes high, 
clocking IC 14/15. The Ql output of IC 14/6 is inverted by nor gate 
IC 8/8-9. The output of IC 3/10 is then nand gated with the Q2 and Q3 
outputs of IC 14/1 and IC 14/14. On a count of six, the Q2 and Q3 
outputs of IC 14 go high, and together with the inverted Ql output, 
cause the dual triple input nand gate IC 4/9 to go low. Nor gate 
IC 2/9 also goes low. The output of IC 2/10 now goes high and clocks 
the hours counter IC 15/15, via nor gate IC 1/6. The output of IC 4/9 
is also inverted by nor gate IC 3/12-13, applying a high level to nor 
gate IC 3/2. The low output of IC 3/4 is inverted by nor gate 
IC 2/5-6, and resets IC 14/1 back to zero, with nand gate IC 4 
returning to its initial state. 
Similarly, the carry out of minutes counter IC 15/7 clocks 
IC 16/15. Once again, the Ql, Q2 and Q3 outputs of the tens of 
minutes counter are gated to increment the hours, and reset the tens 
of minutes to zero. 
The Q output of hours counter IC 17 and the Q2 output of tens of 
hours counter IC 18 both go high on a count of 24. These two outputs 
are applied to nand gate IC 7/8 and IC 7/9. The output of IC 7/10 is 
inverted by nand gate IC 7/12-13. This is then nor gated by IC 1/1 
and the hours reset. The output of IC 1/3 is inverted by nor gate 
IC 1/12-13, and applied to both reset pins 1 of IC 17 and IC 18. 
The Ql to Q4 outputs of the seconds, minutes and hours counters 
drive IC 19, IC 21 and IC 23 respectively. IC 20 and IC 22 are driven 
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by the Ql to Q3 outputs of IC 14 and IC 16, whilst only the Ql and Q2 
outputs of IC 18, drive IC 24. IC 19 to IC 24 are identical BCD to 
seven segment decoder drivers. The decoded outputs of these ICs then 
drive the Liquid Crystal Display (LCD). 
A 64 Hz square wave is taken from the initial divider, IC 12/11, 
and supplies the AC drive necessary for the LCD display. This 64 Hz 
square wave is nand gated by IC 7/8 and IC 7/9 to drive the colon, 
separating the hours, minutes and seconds on the display. The BCD 
outputs of the counters IC 13 to IC 18 are also output, for inclusion 
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M M T H o PART (TYPE DESCRIPTION MANUFACTURER 
ICl IHTEGRATEO CIRCUIT |cD4829 BIHRRY/DECIXAL COUNTER RCA 
IC2 CD4813 D m D TYPE FLIP FLOP 9 9 
IC3 CD4881 QUAD 2 IKPUT HOR GATE t 9 
IC4 CD4813 DUAL D TYPE FLIP FLOP f f 
ICS CD4813 f f 9 9 
]K6 CD4813 
IC7 CD4881 BUAD 2 IHPUT COR GATE 9 9 
ICS CD4811 QUAD 2 INPUT GATE 9 9 
IC9 f t CD4329 Bi; i:RY/DECi; inL COUMTER 9 r 
IC18 # 1 CD4858 HEX HON IHVERTIHG BUFFER * f 
ICil # 1 25i6N DOT MAT CHARACTER GEHr KATIOHRL SEMICONDUCTORS 
IC12 r f CD4821 8 BIT PAR/SER SHIFT REG j RCA 
1013 t t CD4858 HEX HOH INVERTING BUFFER 9 # 
ICi4 ! u741 GPERATIONAL AMPLIFIER 9 9 
IC15 t t CD481i QUAD 2 INPUT HAND GATE 9 t 
IC16 f # CD4813 DUAL D TYPE FLIP FLOP t 9 
IC17 r CD4881 QUAD 2 IKPUT NOR GATE # # 
IC18 f f%i488L8 6 BIT DAC MOTOROLA 
ICi9 u741 OPERATIONAL AMPLIFIER RCA 
IC20 9 f 9 t 9 t 
IC21 f 9 9 9 9 9 
IC22 CD4829 BINARY/DECIMAL COUNTER t 9 
IC23 t f CD4058 HEX NON INVERTTIHG BUFFER 9 t 
IC24 f # u741 OPERATIONAL A W L I F I E R 
IC25 1 1 CD4829 BINARY/DECIMAL COUNTER 
IC26 MC1488L6 6 BIT DAC MOTOROLA 
IC27 CD4858 HEX HON INVERTING BUFFER RCA 
IC28 CD4829 BINARY/DECIMAL COUNTER 
Ri RESISTOR i8K 1/4 WATT K T A L FILM TYPE MRF4 VARIOUS 
R2 i8K 9 1 9 9 
R3 4K7 9 9 9 9 
R4 r r 18K 9 3 1 9 
R5 f # 18K f # 9 9 
R6 # j» 4K7 r t 9 9 
R7 18K P t f 9 
R8 18K 9 9 9 9 
R9 i8K I 9 9 9 
RIB 4K7 f t 9 9 
Rli IK 9 t 9 9 
Ri2 f f iK * f 9 9 
R13 f t IK 9 f 
Ri4 9 9 33K 9 9 




PART No PART TYPE DESCRIPTION MANUFACTURER 
Ri6 RESISTOR IGX 1/4 LATT i^ETAL FILM TYPE KRF4 
R17 f / 18K t 
Ri8 >» 10K t 
R19 r # 18K 9 
R28 828K 9 
R21 IK 9 
R22 IK 9 
R23 IK 9 
R24 > t 33K 9 9 
R25 > 1 33K 9 9 
CI CAPACITOR 108p CERAMIC 8123Z/C0G 18% 180V STC 
C2 lG8p 9 9 9 9 
C3 47p POLYESTER TFF 28% 488V NIMI 
C4 11 228P CERAMIC 8123Z/C0G 18% 100V STC 
C5 11 168p 
C6 1 f 470p//47p ,, + POLYESTER TFF 18% STC + Hiim 
C7 100p CERAMIC 8123Z/C06 18% 100V STC 
C8 i00p # f 9 9 
C9 i88p 9 9 9 9 
C18 i88u TANTULAM BEAD 15V RS No 182-746 
Oil 188u 
* # »f 
C12 ie0u 9 9 r r 
URi POTEHTIO^ZTER | iO@K CERfET TYPE 81E 1/2 imTT MIRGAN 
VR2 i08K 9 9 
UR3 188K 
9 1 
IC SOCKETS 8 PIN VERO 19-2176B 
t t 14 PIN VERO 19-2177H 
f t 16 PIN VERO 19-2178C 
24 PIN VERO 19-2182E 














678 5 9 
1 3 M 1 2 
R12V # ? Vdd F 
Udd 47a 
SMI 18/1 Characters SW2 Single Step 
/second. /Continuous. 





PART Ho PART TYPE DESCRIPTION KINUFACTURER 
ICi INTEGRATED CIRCUIT CD4919 QUAD RHD/OR SELECT GATE RCA 
IC2 f 1 CD4019 f f 
IC3 r f CD4049 HEX IHUERTIHG BUFFER f t 
IC4 t t CD4013 DUAL D TYPE FLIP FLOP f / 
ICS t 1 CD4881 QUAD NOR GATE t f 
R1-R8 RESISTOR 4K7 1/4 l^ATT IZTAL FILM T V P E I @ F 4 
R9 J1 i0K f / > r 
R18 11 i08K f f 9 f 
All ) > i08K t f i 9 
R12 > 1 4K7 P f # f 
R13 
»1 
4K7 f f f # 
R14 11 15K 9 t 
Ri5 11 IK t ! 9 9 
CI CAPACITOR .8iu MKS2 10% 63U WIMA 
C2 t f 228p CERAMIC 6i32Z/C00 18% 180U STC 
C3 f # .833u M(S2 18% 63U HIMA 
C4 .33u MKS2 18% 63U MIMA 
VRl POTENTIOMETER IM CERItT TYPE 81E 1/2 tglTT M R G A N 
VR2 POTENTIOMETER IM CERIET TYPE 81E 1/2 WATT 
IC SOCKETS 14 PIN UERO 19-2177H 
16 PIN VERO 19-2178C 
TRl TRANSISTOR BC109 MULLARD 
TR2 BC189 9 9 
SHI SWITCH SPOT 4A 24V MST186D MAYCOM MIN 
SW2 ; t DPDT 4A 24U MST286 N/S 9 9 










H 7 6 
3 7 
5 8 J W 
1 
IC9 

















4 B a # - { > - * 49a 
Sp. 4 
4 6 a * ^ - [ > ^ 47a 
7. 6 IC9 
44a»-{^>-* 45a 
11^12 
4 1 a # - { ] > ^ 42a 
Udd- - * 55b/56b 
e i a C I S 
B H D — ^ — • Sb/6b 
1 1 1 1 3 














r l ^ -
1 11 13 
7 5 9 
1 11 13 










4 | g ^ ' 
R4^ 
C 1 2 : 












S3. DIGIDATA INTERFACE. 
Oscillator and Strobe Display. 
- 3 1 -
PART No PART TYPE DESCRIPTION MANUFACTURER 
ICl IHTEGHATED CIRCUIT CD4913 DUAL D TYPE FLIP FLGP RCA 
IC2 / / t / / 9 / t 
IC3 / / / / i f / / 
IC4 / / / / / / / / 
ICS / / / / / / / / 
IC6 / / / / / / / / 
R1 RESISTOR 62K 1/4 WATT METAL FILM TYPE l%F4 
R2 i I 18K / / / / 
R3 / / iOOR / / / / 
R4 / / 62K / / / i 
R5 / / 18K i i i t 
R6 / / 180R / / t i 
R7 / i 82K i i t / 
R8 / / 18K / / i t 
R9 / / 18#R / / / / 
R10 / / 82K / ; / i 
Rii / / 18K / / / / 
Ri2 / / 18GR / / / / 
R13 / / 82K / / / / 
R14 / / 18K / / 
R15 / / i80R / / 
R16 / / 82K / / / / 
Ri7 " 18K / / / / 
Rig / / i88R / / / / 
Ri9 / / 82K / / / / 
R20 / / IBK i / / / 
R21 / / 188R / / / / 
R22 / t 82K i / / / 
R23 / / IBK / / / / 
R24 / / i88R / / / / 
R25 / / 82K i / / / 
R26 18K / 1 / / 
R27 i80R / / / / 
R28 82K i i / / 
R29 / / 18K i t / / 
R38 / / 180R i i / / 
R3i / / 82K i / / / 
R32 / / i8K / / / / 
R33 188R / / / / 
R34 i i 82K / / y t 
R35 / / 18K / / f i 
R36 / / 188R / / t i 
R37-R48 IN / / 
S3.DIGIDATH INTERFACE 
Oscillator and Strobe Display. 
- 32 -
PART Ho PART TYPE DESCRIPTION MANUFACTURER 
C1-C12 CRPACITOR .622u KKS2 19% 63U WIN) 
Ci3 r. T CERAMIC 8132Z/C08 18% IGSU STC 
C14 ICOp / / / / 
CIS iCOu TAHTULUM BEAD 15U R S No 102-746 
VRl POTEHTIOrETER 5GK CERfZT TYPE 81E 1/2 (i^TT IWRGAN 
VR2 / / / / / / I i 
UR3 / / / / / / / / 
VR4 / f / / / / / / 
TRi-TRi2 TRANSISTOR BC169 MULLARD 
Ledl-12 LED MIH LOW CURRENT LED RS Ho 588-386 
IC7 INTEGRATED CIRCUIT CD485@ HEX HQH IMVERTIH6 BUFFER RCA 
IC SOCKETS 14 PIN UERO 19-2177H 
/ / 16 PIN VERO 19-2178C 
S3.DIGIDATA INTERFACE 
Oscillator and Strobe Display. - 3 3 -
2 
ICUdd]— 13 11 
14 5i—' Aa 





H l 3 4 
I12,. 1 5 
15 ICi3 
3 1 
,—14 614 9 
1 — 1 1 3 13 
' 'C16 13 
11 IC22 4 
1 12 
8 13 678 59 
13 11 
IC17 ^ 
6 M 59 
IE2I ' ' 
4 1 8 
678 5 9 13 11 13 8 1 
13 11 - * 5 3 a 
-*52a 
39a 
- # 3 8 a 





. , U _ ^ 2 8 b 
S4. DIGIDATA INTERFACE. 
CTD Data Store. 
- 34 -
PART No PART TYPE DESCRIPTION 1 fMNUFACTURER 
ICl-5 llHTEGnATED CIRCUIT f: 8 BIT P M / S E R SHIFT REG 1 M A 
IC6-8 / / V f .. JL* f ."'>2 INPUT KA!ID GATE / / 
IC9 / / CD4971 r 13 2 IHPUT OR GATE i / 
ICIB / / / / / / / i 
ICll / / CD4682 DUAL 4 IHPUT HOR GATE / / 
IC12 / / CD4871 GU3D 2 IHPUT OR GATE / / 
IC13 / / CD48i2 DUAL D TYPE FLIP FLOP / t 
IC14 / / / / i i i / 
IC15 t / CD4911 GUAD 2 INPUT NA»D GATE / f 
IC16 i / CD4ei3 DUAL D TYPE FLIP FLOP // 
IC17 // / / / / / / 
IC18 / / CD4811 r " D 2 IHPUT HAND GATE / / 
IC19 / / CD4801 Lb.;) 2 IHPUT HOR GATE / / 
IC20 / / CD4017 DECADE COUNTER/DIVIDER / / 
IC21 t i CD408i QUAD 2 INPUT HOR GATE / / 
IC22 t / CD4929 BIH/DEC COUNTER / i 
Rl-12 RESISTOR 33K 1/4 MATT METAL FILM TYPE If R4 
Ri3 i80K // / t 
R14 188K f / / / 
Ri5 / / 12K / / / / 
R16 / / 120K // 
R17 / / 3K3 / / i / 
R18 120K // / / 
R19 / / i20K / / / / 
R28 / / 27K / / i i 
CI CAPACITOR i88p CERAMIC 8132Z/C0G 10% 108V STC 
C2 / / 1O00P / / i i 
C3 / / 100P / / / i 
C4 / i 228p / / i / 
C5 / / 338p // i t 
C6 228p // It 
C7 i00Bp / / / / 
C8 169u TANTULAM BEAD 15U RS Ho 182-746 
IC SOCKETS 14 PIN UERO 19-2177H 
/ / 16 PIN VERO 19-2178C 
S4.DIGIDATA INTERFmCE 





5 3 a * — — I {7 
3 5 13 
15 11 
11 10 
1 ^ ^ 2 
^ A^  ill 
5 11II I T 
h f 23 fe.5 
13 
IC27 12 4 18 
6 7 8 59 
r 2 9 b * -
28b«M 
27b 
^ 12 11 
13 
I C 1 6 
C l B l - 4 18 
6 7 8 59 
4 18 
678 59 
3 1 2 11 2 15 7 
11 3 
" ' " 1 2 













I ' I 
9 12 




C 5 M 4 18 









P M T H o l P R M 1 T M % DESCRIPTION MANUFACTURER 
ICl llHTECRATED CIRCUIT CD4031 64 STAGE SHIFT REGISTER RCA 
IC2 / / / / i t 
IC3 / / / / / / 
IC4 / / / / 
IC5 / / / / / / / / 
IC6 / / / / i / / / 
IC7 / / / / / / 
IC8 / / CD4019 QUAD AHD/OR SELECT GATE / / 
IC9 i / / / 
1C16 i / CD4829 BIHARY/DECIMAL COUNTER / / 
ICil / t / / / / 
IC12 i / / / / / / / 
IC13 / / / / / / / / 
IC14 / / CD4811 QUAD 2 IHPUT HAND GATE i / 
IC15 / / CD4813 DUAL D TYPE FLIP FLOP / / 
IC16 / / / / / / / / 
ICl? / / / / / / / / 
IC18 / / i / / / / / 
IC19 / / / / / / / / 
IC2B / / CD4881 QUAD 2 IHPUT HOR GATE / / 
IC21 I / CD4611 QUAD 2 IHPUT linWD GATE / / 
IC22 CD4013 DUAL D TYPE FLIP FLOP / i 
IC23 / / i / 
IC24 ft / / / / 
IC25 / / / / 
IC26 / / CD4O01 QUAD 2 INPUT HOR GATE / / 
IC27 / / / / / / 
IC28 / / CD4838 HEX 2 INPUT EXCL OR GATE / / 
IC29 / t / / / / 
IC3e / / CD4812 DUAL 4 INPUT HAND GATE / / 
Ri RESISTOR 18K 1/4 WATT (iETAL FILM TYPE MRF4 
R2 / / 18K / / / / 
R3 / t i8K / / / / 
R4 / / 4K7 / / / / 
R5 / / IBK / / / / 
R6 i / i8K / / / / 
R7 / / 18K / i i i 
R8 / / 4K7 / / / / 
R9 / / i8K / / / / 
R18 / / IBK / / / / 
Rll t / 4K7 / / / / 
R12 / / 108K / / 































TRNTALUM BEAD 15U RS No 102-746 
IC SOCKETS 14 PIN VERO 19-2177H 
16 PIN VERO 19-2178C 
S5.DIGIDATA INTERFACE. 













C 6 R 6 
IC33 










678 5 9 9 6 M 
C18 1 1 6 14 
"*18b 
-#llb 
-#12b 246 15 
55a 




— * 5 2 b 
— * 5 3 a 
—tVdd 
*52a 
— e S l a 
3 6 11 
1 13 





— # 4 2 b 
cVdd 










Header/Clock Store. - 3 9 -
PART Ho PART TYPE DESCRIPTION 1 MRHUFACTURER 
ICl INTEGRATED CIRCUIT CD4049 l!EK 'CTIMG BUFFER I RCA 
IC2 / / CB4819 G U I ) : :v)R <%1ECT (MTE '' 
IC3 / / CD4B49 HEX T . ITIHG BUFFER / / 
IC4 / / CD4S19 QU; ) f ""/OR SELECT GATE / / 
ICS / t CD48il OUnD 2 INPUT HAND GATE / / 
IC6 / / CD4013 DUHL D TYPE FLIP FLOP / / 
IC7-28 / / CD4821 8 BIT PHR/SER SHIFT REG / / 
IC21-27 / / CD4031 64 STAGE SHIFT REGISTER / f 
IC28 t i CD4ei3 DUAL D TYPE FLIP FLOP / / 
IC29 / / / / / i 
IC3e / / CD4819 QUAD AHD/8R SELECT GATE t / 
IC31 / / CD4813 DUAL D TYPE FLIP FLOP / / 
IC32 CD4811 QUAD 2 INPUT NAHD GATE / / 
IC33 CD46G1 QUAD 2 INPUT HOR GATE / / 
R1 RESISTOR 12GK 1/4 WATT METAL FILM T Y P E I @ f 4 
R2 / / 27K / / / / 
R3 / / 12eK / / / i 
R4 / / 126% / / I i 
R5 / / 168K / / / / 
R6 / / 27K / / / / 
R7 / / 27K / / / / 
R8 / i 120K / / / / 
R9 / / 128K / / / / 
R18 / / IM / / / / 
Rli / / ISGR / / / t 
CI CAPACITOR 228p CERAMIC 8132Z/C0G 18% 16BU STC 
C2 / / — / / 
C3 / / i68p / / / / 
C4 / / 188p / / / / 
C5 / / 228p / / / / 
C6 / / 688p / / / / 
C7 / / ie88p / / / / 
C8 / / 1898P / / / / 
C9 / / 188p / / / / 
C18 / / 183u THNTULUM BEAD 15V RS Ho 182-745 
TRl-2 TRANSISTOR BC189 HULLARD 
Ledl LED LIGHT Er::iITTINC DIODE RS No 587-715 
SWl SWITCH SPOT 4A 24U MST186D N A Y C O M MIN 
IC SOCKETS 14 PIN VERO 19-2177H 
/ / 1 6 I N m UERO 19-2178C 
S 6 . D I G I M T A INTERFACE. 
Header/Clock Store. - 40 -
r 
3 U d d 2 n l i 
TrFl 
R 2 r L " 
S K i " 
1 1 4 13 
IC2 
4 18 
678 59 678 59 8 13 15 8 13 15 
0 SM3? Odd 
k ) Vdd 14 Vdd 
EOF Disable. 
4 18 5 
4 I C 3 
3 
1 11 




$llb ? i55a 
V d d i r - n 
5 15 7 
3 3K5 
k 
5 15 7 




C 4» ^ 12 
8 16 
o-lk Tr7 
S7. DIGIDATA INTERFACE. 
Record/Header counters. 
— 41 — 
PART No PART TYPE DESCRIPTION MANUFACTURER 
ICl IHTEGRATED CIRCUIT C04S91 CURD 2 IHPUT NOR GATE RCA 
IC2 / / CD4813 DUAL D TYPE FLIP FLOP / / 
IC3 / / / / 
IC4 f t CD40i9 QUAD AND/OR SELECT GATE / / 
IC5-7 CD4629 BIi:/DEC COUNTER / / 
IC8 / / CD4017 DECIDE COUNTER 
IC9 / / CD4881 CURD 2 IHPUT NOR GATE t t 
ICi8 / / / / / / i / 
ICll / / CD4813 DUAL D TYPE FLIP FLOP t / 
IC12 / / CD4011 QUAD 2 IHPUT HA!jD GATE / / 
IC13 / / CD4ei3 DUAL D TYPE FLIP FLOP / / 
1014 CD4817 DECADE COUNTER / / 
IC15 / I CD4011 QUAD 2 IHPUT HAND GATE / / 
IC16 i / CD4013 DUAL D TYPE FLIP FLOP / / 
Ri RESISTOR 188R 1/4 WATT METAL FILM TYPE lfR4 
R2 / f IM / i / / 
R3 / / 188R / i / / 
R4 / / IM i i t t 
R5 / / 12eK // i t 
R6 / / 120K / / t i 
R7 / / 168K / t / / 
R8 / / 188K / f / / 
R9 / t 558K i / / / 
R19 33K / / / / 
Rll 108K / / / / 
R12 i20K / / / / 
R13 t / 12K / / / i 
R14 / / 568K / / / / 
R13 / / 560K i / / / 
R16 33K / / i t 
R17 33K / / i i 
R18 / / 4K7 / / i i 
R19 / / 4K7 / / i / 
R28 / / 4K7 / / / / 
CI CAPACITOR lu ELECTROLYTIC 15V WIMI PRIHTLYT 
C2 / / .lu CERAMIC 8132Z/C0G 10% 100V STC 
C3 / / 228p/338p / / / / 
C4 / / 228p i t / / 
C5 / / 330P i / / / 
C6 / / 22ep / / / / 
C7 / / 228p / / 
C8 / / 180U TANTALUM BEAD 15V RS No 102-746 
S7.DI6IDRTA INTERFACE. 
Record/Header Counters. 
- 4 2 
PART Ho PART TYPE DESCRIPTION 1 MANUFACTURER 
TRl-18 TRRHSISTOR BC189 MULLRRD 
Ledl-2 LED LIGHT E^ETTIKG DIODE RS Ho 587-715 
SHI SWITCH DPDT 4m 24V f!ST206 H/S KAYCOM MIH 
SW2 / / SPDT BIAS 3A 24V KPA1B6F / / 
SW3 / / SPDT 4A 24V MST186D / / 
IC SOCKETS 14 PIH VERQ iS-2177H 
/ / 15 PIN VERO 19-2178C 
S7.DIGIDRTA INTERFACE. 






4m IC28a -cif.n 













7 8 g 
q 










7 8 9 
PA 
f") KH 
-O/ : 1 




IC24a — I 
Q *2GAA 
— ' R e s e t 
































1 1 1 n . c J 1 















PART No ) PART TYPE DESCRIPTION 1 MANUFACTURER 
ICl 1INTEGRATED CIRCUIT CD4e0i CURD 2 INPUT HOR GATE j RCA 
IC2 1 / / " j // 
IC3 , / / / " j // 
IC4 CD4823 TRIPLE 3 INPUT NRHD GATE j 
ICS CD4081 QUAD 2 INPUT NOR GATE | 
IC6 " j // 
IC7 CD481i QUAD 2 I N P U T NAHD GATE j 
ICS CD40ei QUAD 2 I N P U T HOR GATE j " 
IC9-18 / / CD4329 BIliaRY/DECKmL COUNTER t / 
IC19-24 / / CD4543 7 SEGMENT LCD DRIVER / t 
Ri RESISTOR 33K 1/4 KATT fETAL FILM TYPE l«F4 
R2 / / 5M6 / / / / 
R3 / y 5M6 / / / / 
R4 / / 1G8K / / / / 
R5 33K i / / / 
R6 33K t / / / 
R7 33K / / / / 
R8 33K 
CI CAPACITOR 47p / / STC 
C2 llBBp / i i t 
IC SOCKETS 14 PIN VERO 19-2177H 
16 PIN VERB 19-2178C 
ALL S^QTCHES DPDT 4A 24V MST2#6 N/S HAYCOM MIN 
XTAL CRYSTAL 32768HZ RS No 304-447 
LCD LIQUID CRYSTAL DISPI 6 D H K T VEROSPEED No 89-207656 


































- 47 - . 
PART Ho ) p E r 1 TYPE | DESCRIPTION MANUFACTURER 
REGl 1 VOLTAGE REGULniOR | 70H05 | +5U 5 AMP REGULATOR RS Ho 397-301 
RE62 f / 7812 +12V l l % 2 RS No 305-894 
REG3 / / 7912 -i2V 1 A W RS No 386-055 
REG4 7985 -5V 1 RS No 386-649 
BRl BRIDGE RECTIFIER 6.6 miP 8@0U RS No 262-056 
CI CAPACITOR 47u TANTULUM BEAD 15U RS Ho 101-844 
C2 / / 47u / / / / 
C3 / / B.47U '' 35U RS No 181-765 
C4 / / 6.47u / / 
C5 / / 47u '' iSV RS Ho 181-844 
C6 / i 47u '' 15U / / 
TR1-TR2 TRANSFORMER 0-9V 20UA 9V 2.2 A W RS No 287-518 
SWl MAINS SWITCH GUARDED 258V IK 2A RS Ho 335-643 
FUSEHOLDERS 250V 16A RS Ho 412-863 
F1 FUSES 1.25inch 250V 5B0mA RS Ho 412-239 




6. BACKPLANE WIRING SCHEDULE 
A DESTIHATIOH | A DESTINATION 8 DE5TIimTI0H 8 DESTIHRTION 
1 131 1 31 52-558,52-568 8V 
2 132 2 32 
3 |33 3 33 52-68,52-58 +5V 
4 34 4 34 
5 35 5 35 
6 36 6 36 
1 37 7 Z MOD OUTPUT 37 
8 38 8 HOR' OUTPUT 38 
9 Sl-56m 39 9 VERT' OUTPUT 39 56-5A,S5-5A 
l e 48 18 48 S5-56m 
11 41 11 41 55-228 
12 42 12 42 
13 43 13 43 
14 44 14 44 
15 45 15 45 
16 46 S5-38B 16 46 
17 
18 
47 S5-15B 17 47 
48 S5-57m 18 48 
19 49 S9-51A +5U 19 49 
28 58 S9-9m,Sl-26B -12V 28 50 
21 51 55-498,56-538 21 51 55-468,56-438 
22 52 65-293,56-558 22 52 55-478,56-88 
23 53 55-288,56-448 23 53 55-488,56-288 
24 54 24 54 
25 55 25 S9-46A +12V 55 59-12R -12V 
26 56 26 S1-9A -12V 56 
27 57 27 57 
28 58 28 58 
29 59 29 59 
38 68 38 68 
Si.DIGIDATA INTERFACE. 
Character Generator. 
- 49 • 
A DESTIHATION A l D E S T I K A T I Q H 8 DESTIIIATIOH ) 8 | DESTIHATIOH 
1 31 1 |31 
2 32 2 
3 33 SKT2-1 3 133 
4 34 4 ^ 4 
5 35 5 53-58,SKT6-1 +5U |35 
6 36 6 53-68,5KT6-2 |36 
? 37 7 |37 
e 38 8 38 
9 SKTl-6 39 55-358 9 39 
10 SKTl-5 48 55-368 18 48 
11 SKTl-4 41 55-378 11 • 41 
12 SKTl-3 42 S5-51A 12 42 
13 SKTl-2 43 S5-52A 13 43 
14 SKTl-1 44 S5-53A 14 44 
15 45 S5-55A 15 45 
16 SKT6-13 46 SKT6-14 16 46 
17 47 55-288 17 47 
18 SKT6-12 48 18 48 
19 49 SKT2-3 19 49 
28 SKT6-il 58 28 58 
21 51 21 51 
22 SKT6-1G 52 55-178 22 52 
23 53 SKT6-20 23 53 
24 SKT6-9 54 24 54 
25 55 25 55 53-538,5KT6-3 
26 SKT6-8 56 26 56 53-568,SKT6-4 
27 57 27 57 
28 SKT6-7 58 28 58 
29 
38 
1 59 29 59 




A D E S r i H A T I G H ( A DESriHATIOH B DESTICATIOH B DESTINATION 
1 |31 1 31 
2 32 2 32 
3 33 3 33 
4 34 4 34 
5 35 5 S4-33B +5V 35 
6 36 6 S4-33B 36 
7 37 7 37 
8 38 8 38 
9 S4-33A 39 9 39 
18 S4-32A 48 S7-23B,S4-12A 18 48 
11 S4-31A 41 11 41 
12 IS4-38A 42 12 42 
13 |s4-29A 43 13 43 
14 js4-28A 44 14 44 
15 S4-34A 45 15 45 
16 S4-35A 46 16 46 
17 47 17 47 
18 48 18 48 
19 49 19 49 
28 58 S5-26B 28 58 
21 51 21 51 
22 52 22 52 
23 53 23 53 
24 54 24 54 
25 55 25 55 S4-31B 8U 
26 56 26 56 S4-31B 
2? 57 27 57 
28 58 28 58 
29 59 29 59 
38 68 38 68 i 
S3.DIGIDATA INTERFACE. 
Oscillator and Strobe Display. 
- 5 1 -
r 
A DESTIimTIOH A 1 DESTINATION | B DESTINATION B 1 DESTINATION 
1 31 iSKT5-4,S3-llR 1 31 |S5-31B 8U 
2 32 |SKT5-5,S3-igA 2 32 
3 33 |SKT5-6.S3-9A 3 33 S 5 - 3 3 B + 5 V 
4 34 SKT5-7,S3-15A 4 34 
5 35 SKT5-8,S3-16A 5 35 
6 36 SKT3-28 6 36 
1 37 SKT3-19 1 37 
e 38 SKT3-16 8 38 
9 39 SKT3-15 9 39 
18 S7-56A 48 SKT3-12 18 48 
11 41 SKT3-li 11 41 
12 S7-23B,S3-40A 42 SKT3-8 12 42 
13 43 SKT3-7 13 43 
14 44 SKT3-4 14 44 
15 45 SKT3-3 15 45 
16 46 SKT3-2 16 46 
1? 47 SKT3-1 17 47 S6-37B 
18 48 SKT3-6 18 48 S6-50A 
19 49 SKT3-5 19 49 S6-49A 
28 58 SKT3-10 28 58 S6-48A 
21 51 SKT3-9 21 51 S6-57B 
22 52 SKT3-14 22 S7-27B 52 S7-9B 
23 53 SKT3-13 23 53 
24 54 24 54 
25 55 SKT3-18 25 SKT5-9 55 
26 56 SKT3-17 26 SKT5-18 56 
27 57 S6-38B 27 SKT5-11 57 
28 SKT5-1,S3-14A 58 28 SKT5-12 58 
29 
38 
SKT5-2,S3-13A | 59 29 S7-55A 59 
SKT5-3,S3-12A |68 38 68 
S4.DICIDATA INTERFACE. 
CTD Data Store. 
- 5 2 -
A 1 DESTIMRTIOH A DESTirailON 1 ^ DESTIHATIOH 1 DESTIKATIOH 
1 31 1 |31 S6-31B +5V 
2 32 2 
3 33 3 33 S6-33B BU 
4 34 4 34 
5 S6-5A,S1-33B 35 5 35 S2-39A 
6 36 6 36 S2-40A 
7 37 7 37 S2-41A 
8 38 8 38 S1-46A 
9 39 9 39 
18 48 18 48 
11 41 11 41 
1 2 42 12 42 
13 43 13 43 
14 44 14 44 
15 45 15 Sl-47m 45 
16 46 16 46 S1-51B,S6-43B 
17 47 17 S2-52A 47 S1-52B,S6-8B 
18 48 18 48 51-538,56-288 
19 49 19 S6-56B 49 Si-51A,S6-53B 
28 58 28 S2-47A 58 
21 51 S2-42A 21 51 
22 52 S2-43R 22 S1-41B 52 
23 53 S2-4A 23 53 
24 54 24 54 
25 55 S2-45A 25 55 
26 56 S1-48B 26 S3-58A 56 
2 7 57 S1-48A 27 S6-7B 57 
28 58 28 S6-44B,S1-53A 58 
29 59 29 S6-55B,S1-52A 59 
38 1 60 38 68 
S5.DIGIDATA INTERFACE. 
Header Store. 
- 5 3 -
A DESTIHOTIOH A 1 DESTIimriCH 8 DESTIKATIOM | B DESTIWaTION 
i 31 (S7-318 1 jsi S 7 - 3 W eu 
2 3 T I 2 132 
3 33 3 33 57-338 +5U 
4 34 4 34 
5 55-58,91-398 35 5 35 
6 36 6 36 S8-8B 
7 37 ? S5-27B 37 54-478 
8 S7-10A 38 8 85-478,51-528 38 S4-57A 
9 S7-56A,S4-10A 39 9 58-258 39 58-388 
10 40 18 58-358 48 58-458 
11 41 11 58-448 41 S3-2GB 
12 42 SKT4-8 12 58-588 42 SD8-26B 
13 43 SKT4-6 13 43 55-468,S1-51B 
14 44 SKT4-7 14 44 55-288,51-538 
15 45 SKT4-5 15 45 
16 46 SKT4-3 16 46 
17 47 SKT4-4 17 47 
18 1 48 S4-5BB 18 48 
19 49 S4-49B 19 58-178 49 
28 58 S4-48B 28 55-488,51-538 58 
21 51 SB-51B 21 51 S4-51B 
22 52 S8-43B 22 52 58-24B 
23 53 S8-36B 23 58-538 53 55-498,51-51A 
24 54 24 58-198 54 
25 55 S8-9B 25 58-528 55 55-298,51-528 
26 56 S8-18B 26 58-378 56 55-198 
27 57 27 57 
28 58 28 58 
29 59 29 59 
38 68 38 68 
S6.DIGIDATA INTERFACE. 
Header/Clock Store. 
- 5 4 -
A DESTIUnTIGN A DESTIHATION 8 DESTINATION 1 B DESTINATION 
1 31 1 |31 S8-31B 8V 
2 32 2 32 
3 33 3 33 S8-33B,SKT2-2 
4 34 SKT2-5 4 34 
5 35 SKT2-4 5 35 
6 36 6 36 
7 37 7 37 
8 38 8 38 
9 39 9 S4-52B 39 
18 S6-8A 48 18 48 
11 41 11 41 
12 42 12 42 
13 43 13 43 
14 44 14 44 
15 45 15 45 
16 46 16 46 
17 47 17 47 
18 48 18 48 
19 49 19 49 
28 58 20 58 
21 51 21 51 
22 52 22 52 
23 53 SKT2-6 23 S4-12A 53 
24 54 24 54 
25 55 S4-29B 25 55 
26 56 S4-ieA 26 56 
27 57 27 S4-22B 57 
28 1 58 28 58 
29 59 29 59 





A DESTINATION F T DESTIimTIOH B DESTIHATIOH ) B | DESTINATION 
i 31 1 |31 S9-33A,34A 0V 
2 32 2 32 
3 33 3 33 S9-50A,51A +5V 
4 34 4 34 
5 35 5 35 S6-1GB 
6 35 5 35 S6-53A 
7 37 7 37 S6-26B 
8 38 8 S6-36B 38 S6-39B 
9 39 9 S6-55A 39 
10 40 10 40 
11 41 11 41 
12 42 12 42 
13 43 13 43 S6-52A 
14 44 14 44 S6-11B 
15 45 15 45 S6-48B 
16 46 16 46 
17 47 17 S6-19B 47 
10 48 18 S5-56A 48 
19 49 19 S6-24B 49 
20 50 20 S6-41B 50 S6-12B 
21 51 21 51 S5-51A 
22 52 22 52 S6-25B 
23 53 23 53 S6-23B 
24 54 24 S6-52B 54 
25 55 25 S5-9B 55 S6-20A,30AA 
25 56 26 S6-428 56 
27 57 27 57 
28 58 28 58 
29 59 29 59 




m DESTIKATIOH A DESTINATION B DESTIHATION B DESTIHATIOH 
1 31 33-31 Boardl 1 31 38-31 Board2 
2 32 2 32 
3 33 8 Volts,856-57 3 33 8 V o l t s 
4 34 8 Volts 4 34 
5 35 / / 5 35 " ,SK4 P15 
5 36 / / 6 36 ,SK3 P21 
7 37 7 37 
8 38 8 38 
9 -12 Volts 39 9 39 
18 48 18 48 
11 41 11 41 
12 - S V o H s 42 42-43 Boardl 12 42 42-43 Board2 
13 43 13 43 
/ / 
14 44 14 44 
15 45 15 45 
16 46 +12 Volts,S1-25B 16 46 
17 4? 17 47 
18 48 18 48 258 Volts Live 
19 49 19 49 
/ / 
28 50 + 5 U o W s 28 50 
21 51 21 51 
22 52 / / 22 52 258 Volts Neutral 
23 53 / / 23 53 
24 54 24 54 
25 55 25 55 
26 56 26 56 Trans' Screen 
2 7 57 27 57 ' \ A 3 3 - 3 4 
28 58 28 58 
29 j59 29 59 
38 |68 38 38-31 Board2 68 
S9.DI6IDATA INTERFACE. 
Power Supplies. 
- 57 -

